Intel Hiring Layout Design Engineer in Bangalore | ₹8-14 LPA

Job Description

As a Layout Design Engineer, you will create custom layout designs for analog blocks, complex digital and mixed-signal blocks, standard cell libraries, and memory compilers. The role involves physical array planning, layout optimization, and verification to ensure compliance with design and reliability standards.

You will contribute to advanced silicon design and development initiatives while collaborating with cross-functional engineering teams to deliver efficient and high-quality layout solutions.

Key Responsibilities

• Develop and optimize custom layouts for analog, digital, and mixed-signal blocks, including standard cell libraries and memory compilers.
• Perform physical array planning, area optimization, and critical wire analysis.
• Carry out layout verification activities including DRC, LVS, electromigration, and IR analysis.
• Use custom placement and routing tools to build efficient and reliable layouts.
• Work with circuit design engineers on feasibility studies and enhancement requests.
• Drive improvements in layout methodologies and productivity.
• Debug and troubleshoot layout design, methodology, and tool flow issues.

Qualifications

Minimum Qualifications

• Bachelor's degree in Electrical Engineering, Electronics Engineering, or a related field with 0-1 years of hands-on layout design experience through internships, coursework, academic projects, or training, OR a Master's degree in a related field with no prior professional experience.
• Experience using EDA tools such as Cadence Virtuoso for layout design and verification.
• Understanding of CMOS circuit design concepts and layout principles.
• Knowledge of layout verification tools including Calibre DRC and ICV.

Preferred Qualifications

• Familiarity with TCL, Python, or Perl scripting for design automation.
• Exposure to advanced technology nodes and PPA optimization.
• Ability to collaborate across teams and solve technical challenges effectively.
• Interest in innovation and delivering quality engineering outcomes.

Work Model

This position follows Intel's hybrid work model, allowing employees to work both on-site and off-site based on business requirements.